ABSTRACT Cryptographic cores integrated with self-test ability fulfill both data security and reliability requirements of the Internet of Things (IoT) network. However, from the IoT perspective where most devices are resource constrained, a fundamental problem associated with most of the self-test architectures is high hardware overhead due to the additional circuit for self-test operation. This paper presents the design of a low-cost self-test architecture and its integration with the PRESENT cipher core. The hardware overhead of the proposed low-cost self-test architecture is reduced by adopting two key strategies: 1) using hardware-efficient X-Compactor technique for test response compaction and 2) reusing the PRESENT cipher core as a Test Pattern Generator (TPG). The proposed self-test architecture is implemented on different Xilinx Field Programmable Gate Array (FPGA) platforms and devices. Analysis of the implementation results shows that the proposed self-test method occupies 23% less hardware area overhead and provides 14% higher throughput per slice performance with the fault coverage of over 99% compared with the existing self-test designs. The resulting analysis indicates that the proposed self-test design is one of the most viable testing solutions for resource-constrained IoT devices.
I. INTRODUCTION
Internet of Things (IoT) is gaining rapid adoption because of the numerous benefits it can offer to all types of users and organizations. There are research and surveys underway to identify important requirements and features of IoT technology [1] - [3] . Among all the requirements, security and reliability are vital in IoT development. This is because security is one of the most important aspects of data transmission over IoT networks. Data security in networking is achieved through the usage of cipher algorithms. There are two categories of cipher algorithms, symmetric and asymmetric [4] , [5] . Symmetric and asymmetric cryptography is also known as private key cryptography and public key cryptography. Symmetric cipher algorithms are usually employed in network security because of their lower resource consumption as compared with asymmetric cryptography. Most of devices in IoT are highly resource constrained and
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cannot even afford symmetric ciphers. Therefore light-weight block ciphers are employed to provide adequate data security where necessary [6] , [7] . Cryptographic circuits like other circuits are also vulnerable to different types of Integrated Circuit (IC) defects [8] . If this vulnerability of devices and cryptographic circuits are left unresolved then it may cause reliability issues in IoT system [1] - [3] .
To fulfill the reliability requirement, it is important to test the functionality of devices regularly during its life cycle. Scan chain and Built-In Self-Test (BIST) are two common and widely used testing techniques [9] - [11] . Scan chain is very efficient as it provides high fault coverage but it also exposes the internal nodes of devices to different types of attacks as demonstrated in [12] , [13] . On the other hand BIST technique is more suitable in terms of security as it does not provide access to internal nodes of devices through input-output pins. Both scan chains and BIST are composed of some basic components like Test Pattern Generator (TPG) and Signature Analyzer (SA). TPG generates random test patterns for the Circuit-Under-Test (CUT). SA will perform a comparison between CUT produced signature and reference signature such that if the produced signature is same as the reference signature then the circuit is fault free otherwise the circuit is faulty.
There are many self-test approaches for testing different faults in systems. Most of the self-test techniques available in the literature are based on block cipher [14] - [16] and public key algorithms [17] , [18] . Their implementations require significant hardware resources and are therefore unsuitable for deployment in resource constrained devices. For this reason, it is necessary to design a BIST structure based on standard ultra-light weight block ciphers which are designed for deployment in highly resource constrained devices. Also the extra internal components like Linear-Feedback Shift Register (LFSR) and Multiple-Input Shift-Register (MISR) (for TPG and SA) [19] - [24] should be avoided. The BIST approaches presented in [25] , [26] are the only work that utilizes ultra-light weight block cipher as BIST structure. However, the work in [25] did not report important performance indicators like fault coverage and test pattern randomness. The work in [26] presented an efficient self-test approach on Midori block cipher. But unlike PRESENT, Midori is not a standardized block cipher. Therefore adoption of Midori cipher is less likely than a standardized cipher such as PRESENT.
This paper presents a compact implementation of PRESENT ultra-light weight block cipher [27] with integrated self-test ability. The compactness of the proposed design is achieved mainly due to the adoption of two design strategies; a) utilization of PRESENT core as TPG component in the self-test structure and b) integration of low cost X-Compactor instead of LFSR and MISR etc. The proposed PRESENT cipher core with self-test ability is able to operate in two modes i.e. normal and test mode. In normal mode, the crypto core performs encryption of data whereas in the test mode, the crypto core performs self-test of the device by generating random test patterns and performing signature analysis. The rest of the paper is organized as follows: Section II briefly discusses the PRESENT cipher and the self-test structures. Section III presents the proposed self-test design and the strategies to develop a low-cost selftest design in detail. The FPGA implementation is presented in Section IV, which provides an insight on the implementation aspect of the proposed design on different Xilinx based platforms. Results analysis, evaluation and efficiency reports of the proposed design based on hardware area overhead, test patterns randomness properties and fault coverage are presented in Section V. Finally, Section VI concludes the paper.
II. BACKGROUND A. PRESENT CIPHER
PRESENT is an ultra-lightweight block cipher developed by Orange Labs, Ruhr University Bochum Germany and the Technical University of Denmark in 2007 [27] . PRESENT was standardized by international standards organization (ISO) in 2012 [28] . As shown in Fig. 1 , it can be seen that the PRESENT cipher is built on the basis of Substitution Permutation Network (SPN) structure and has 32 rounds. Each of the rounds consists of a SP (SubstitutionPermutation) layer.
The block length of PRESENT cipher is 64 bits wide and two key lengths of 80 and 128 bits are supported. For low power applications where security requirements are lower, 80-bit key provides adequate security. For this reason, in this paper 80-bit key version is implemented. For complete encryption of a single block of plaintext, four operations (line 1,3,4,5) are required to be performed in a sequence shown in Algorithm 1. sBoxLayer(STATE) 5: pLayer(STATE) 6: end for 7: addRoundKey(STATE, K 32 )
Algorithm 1 PRESENT Cipher Encryption

1) generateRoundKeys()
The key Register (K ) is 80 bits wide which holds user-defined key. Only the 64 leftmost bits of the key register are added to each round of the cipher as shown in (1) .
In the first round, the user-defined key is applied in its original form. And in the subsequent rounds, the key register is updated through the process shown in (2) .
The key register is left-rotated by 61-bit positions and then four left-most bits are passed through S-box of the PRESENT (denoted by S in (2)). The value of round_counter (i) is exclusive-ored with bits 19, 18, 17, 16, 15 of K with the least significant bits of round-counter on the right.
The state is a 64 bits wide register which holds a single block of plaintext. The contents of state register changes with the operation of SP layers and round keys. The operation of addroundkey() is defined by (3) .
where j = 63, 62, 61.. . . .0 which represents the 64 bits of both the state register and key register at round i = 1,2,3. . . . . . 31.
3) sBoxLayer(State)
The sBoxLayer is made of 16 S-boxes. Each S-box has 4 input and 4 outputs. The S-boxes work in parallel to transform 16 words (4 bits each) at once. The operation of S-box in hexadecimal notation is shown in Table. 1.
4) pLayer(State)
The pLayer moves bit i of state registers to new position P(i). The operation of pLayer is shown in Table. 2. This layer ensures that the output values are dispersed as much as possible, to exhibit good avalanche effect.
B. BIST: BUILT-IN SELF-TEST
BIST also known as self-test, is a technique which allows the device or a circuit to test itself for errors and malfunctions [29] . BIST eliminates the need of external testing equipment like Automatic Test Pattern Generator (ATPG) and therefore reduces testing cost and time. This section provides background knowledge on BIST structure and its types.
1) BIST STRUCTURE
BIST structure is mainly composed of CUT, TPG and SA. Additional components includes controller, multiplexer (MUX) and output compressor. A generalized figure of BIST structure is shown in Fig.2 . The device or circuit that needs to be tested for faults is known as CUT. A TPG generates random test patterns. Random test pattern can be generated in different ways. For example ATPG is an external testing equipment that can generate random test sequences. LFSR and binary counters can be used as on-chip TPG but it should be noted that LFSR and binary counters result in extra hardware overhead, which is not suitable for devices with limited resources. The task of SA is to perform a comparison between reference signature and produced signature. The reference signature is a pre-recorded response of a fault free circuit and produced signature refers to response of the circuit produced as a result of testing procedure. If the test produced signature matches with the reference signatures, then the CUT is fault free otherwise it is faulty. To make the task of SA easy and less time consuming, CUT response to the test sequences needs to be compressed to shorten the signature size. This is because uncompressed response of CUT to test patterns is a long sequence of bits, and bit by bit comparison is time consuming and requires too much memory to store the response fault-free systems. The controller component co-ordinates the operation of BIST as it initiates and stops the operation of TPG, response compactor and also selects the correct type of input for CUT.
2) TYPES OF BIST
This section briefly explains the different types of BIST [29] . Concurrent BIST tests the circuit during its normal operation whereas in non-concurrent BIST, the CUT will not be able to work in its normal mode during testing procedure. The BIST technique proposed in this paper is of non-concurrent type. A BIST approach where all possible test patterns (2 n ) are applied to n-inputs of a CUT is known as exhaustive BIST. Such type of testing is not feasible for circuits with large number of inputs as it makes the testing procedure very lengthy. Pseudo-exhaustive BIST is a type of exhaustive BIST where n-inputs of a circuit under test is divided into smaller blocks of size less than n, and then exhaustive testing is performed on each of the blocks separately. In the Pseudo Random BIST, limited number of test patterns which is a subset of all possible test patterns is applied to test the circuit. The limited number of test patterns are strategically chosen by algorithms to achieve high fault coverage.
III. PROPOSED SELF-TEST DESIGN
Our proposed design of a self-test scheme and its integration with the PRESENT cipher core is discussed in this section. As the literature review shows that most of the BIST or self-test structures are developed and demonstrated with block ciphers that are not light-weight and are therefore not suitable for adoption in resource constrained environment. For this reason our proposed self-test design is integrated with PRESENT block cipher which is a light-weight cipher. Moreover resource-efficient response compactor and signature analyzer are used in the proposed design.
A. OVERALL SELF-TEST STRUCTURE AND OPERATIONAL FLOW
The operational flow of the PRESENT cipher with the proposed self-test architecture is shown in Fig. 3 . The PRESENT cipher with proposed self-test ability operates in two modes i.e. normal mode and test mode. In normal mode the controller disables the Read-Only Memory (ROM), compactor and comparator as these components are not required for normal encryption task. The controller also sets the counter range from 0 to 31, as the PRESENT cipher uses 32 rounds to complete a single encryption.
In test mode, the crypto core tests itself by generating random test patterns and performing compaction and analysis of the crypto core test responses. For this purpose the controller enables the compactor, comparator, ROM and sets the counter limit to a value which is equivalent to the total number of required test patterns to test the crypto core. When the test patterns are applied to crypto core (CUT) the test responses are compacted with X-Compactor and then the outputs are forwarded to the SA module. The SA performs a comparison between a reference signature (pre-stored in memory) and response signature. If the two signatures match then the circuit is deemed fault free otherwise the circuit is faulty. The data path of PRESENT cipher with and without self-test function is shown in Fig.4a and 
B. PRESENT CIPHER AS TPG
In the design of the proposed self-test architecture, the strategy of reusing the PRESENT cipher core as TPG component of the self-test architecture is important in three ways. First, it helps in minimizing the hardware area overhead of the PRESENT cipher core that is integrated with the proposed self-test architecture. This is because no additional component i.e. LFSR is used for test pattern generation. Secondly, as the cipher cores are good random test pattern generators due to its substitution and permutation operations, therefore the test patterns that are generated by PRESENT cipher core usually results in higher fault coverage due to good randomness property. Thirdly, as the test response of the fault-free and faulty cipher core is distinct from each other, therefore the comparison of the test responses and detection of faults is easy using a low-cost comparator component. Here, it is necessary to estimate the approximate number of test patterns that achieves the required target fault coverage. This estimation is important to avoid performing unnecessary encryption cycles and lengthy test period that brings no improvement in fault coverage. The estimation of test length (number of encryption rounds), can be done with (4) [30] .
where P is the probability of fault coverage. k is the total number of test patterns which is dependent on the number of inputs. In our case k = 16 due to 4-bit S-box of PRESENT cipher, p is equal to 1 / 16. It is the probability of occurrence of every test pattern, n is the estimated number of test patterns, for testing the whole PRESENT circuit. For given values of P, k and p, the above equation needs to be evaluated for n. After evaluating the above equation, it is estimated that the number of test patterns (n) needs to be greater than 114 for 99% fault coverage. We set the value of n at 150 to achieve maximum fault coverage.
C. RESPONSE COMPACTION WITH X-COMPACTOR
The X-Compactor [31] is employed for the purpose of test response compaction of the CUT in our proposed self-test design. When compared with LFSR and MISR, the X-Compactor requires lower resource consumption and aliasing probability with higher error detection capabilities. X-Compactor consists of network of XOR gates that reduces test responses of CUT into smaller size. In order to compact x number of response bits into y number of bits such that y < x, an [x × y] matrix needs to be made where x is the number of rows and y is the number of columns. The rows (x) of the matrix are uncompact responses of the CUT and the columns (y) are the compacted output of the compactor. The compactor matrix needs to comply with the following characteristics for better error detection capabilities [32] , [33] .
• Each row has at least one 1.
• Each row must be unique.
• Each row has an odd number of 1.
• Each row has same number of 1. By considering the above characteristics, a matrix shown in (5) is generated by stochastic process. The matrix cell value represented by [j × i] is equal to 1 if the value of output j is depended on input i, otherwise the value is zero. The compactor designed in this process has 64-bit input and 9-bit output. The 64-bit inputs are the CUT test responses which are then compacted into a 9-bit response signature.
D. COMPARATOR BASED SIGNATURE ANALYZER
The signature analyzer compares the compacted response signature with pre-stored fault free reference responses (golden signature) of the circuit. In the proposed design a 9-bit magnitude comparator is used as a signature analyzer unit of the self-test structure. A 9-bit magnitude comparator is a combinational circuit that compares two 9-bit numbers for e.g. A and B, and then determines their relative magnitude A VOLUME 7, 2019 < B, A = B or A > B. Only equality logic of the comparator is implemented in this work to consume minimum FPGA resource.
In the proposed self-test design the first input of the comparator is a 9-bit signature compacted from test response of the CUT and the second input is a 9-bit reference signature pre-stored in ROM. On each round (test pattern) of the test process, the comparator performs a comparison between test response signature and pre-stored reference signature and then provides an output signal as a test result.
IV. FPGA IMPLEMENTATION
The PRESENT cipher core and the proposed self-test architecture are implemented and evaluated on Xilinx Spartan-3, XC3S400 device with F456 package and speed grade −5. To facilitate fair comparison and comparative study, the design is also implemented on Spartan-6 and Kintex-7 FPGA platforms and devices. Xilinx ISE Design Suite 14.2 is used for simulation and synthesis. As the proposed self-test structure works closely with the PRESENT cipher core, an efficient FPGA implementation of the cipher core is necessary prior to the integration of the self-test structure. After the implementation of the PRESENT-80 cipher core, the proposed self-test structure is integrated with the cipher core by utilizing the cipher core as TPG and incorporation of a low-cost X-compactor and comparator. Fig. 5 shows the Finite State Machine (FSM) of the PRESENT cipher core integrated with the proposed self-test architecture. The FSM acts as a control unit that deals with manipulation of all signals that are used to control the functional blocks of the system. The system stays on RESET state until MODE and START input pins are used to initiate the encryption or self-test operation. With LOW (0) signal at MODE pin and HIGH (1) signal at START pin, the state is transitioned to START_ENC and thus encryption procedure is initiated. On START_ENC state the registers are enabled, the plain text and key are loaded into state and key registers, and then the first round of encryption is performed. The counter value is also incremented and FSM output pin SEN is set to HIGH (1) signal to trigger the ENCODE state. The ENCODE state performs remaining rounds of the encryption process by selecting the updated key and plain text as a feedback by changing the multiplexer control signals. On the completion of the final round, the counter overflows with the value of 32 and informs the controller by rising high signal on its overflow pin. As a result the END state is triggered by the controller which provides high signal to READY pin (output pin) to indicate that the encryption process is complete and the cipher text is ready to be read. To initiate the encryption process again, the cipher needs to be RESET again through the RESET input pin.
In Start_TPG state, registers are enabled for accepting the seed values (from data_in and key_in ports) and ROM is also enabled to provide golden signatures for each of the test pattern. In the START_TPG state the first test pattern is applied and then the GENERATE state is triggered to generate and apply remaining random test patterns. On reaching the 150th test pattern the counter overflows and then the controller triggers the END state. The compaction of the test responses and its comparison with the golden signature from ROM occurs at every round of the test process.
Resource utilization and throughput of the PRESENT-80 cipher core and self-test structure implemented on different Xilinx FPGA platforms are shown in Table.3 and  Table. 4 respectively. From Table. 3 it can be seen that our PRESENT-80 cipher core implementation consumes 180 slices and operates at 197.71 MHz on Spartan3, XC3S400 device. Similarly, from Table. 4 it can be observed that our PRESENT-80 cipher integrated with self-test structure utilizes 223 slices and operats at 190.76 MHz on the same Xilinx FPGA platform and device. From the data in Table 3 and 4, the hardware overhead of introducing self-test structure is 19.53% with 3.46% reduction in maximum operating frequency. Our implementation of the PRESENT-80 cipher is more compact and efficient than other implementations reported in the literature. A comparison of our PRESENT-80 implementation with other implementations is shown in Table.5 and Table. 6. From Table. 5, it can be clearly observed that the PRESENT-80 from this work (TW), consumes the lowest hardware area compared to all the other designs (D1, D2, D3, D4 and D5). For instance, our PRESENT-80 implementation (TW) utilizes 180 slices, 156 flip-flops and 304 lookup tables (LUT) compared to 202 Slices, 154 flip-flops and 350 LUT of design D1. Similarly from Table. 6, it can be seen that the throughput of our PRESENT cipher is the highest compared with most other implementations. The throughput of this work (TW) is 9.89 × 10 06 encryptions per second (632.14 Mbps) compared to 2.91 × 10 06 (186.42 Mbps) and 6.72 × 10 06 (429.83 Mbps) encryptions per second of the designs D1 and D4 respectively.
V. EVALUATION OF SELF-TEST ARCHITECTURE
The evaluation of the proposed self-test architecture in-terms of hardware area overhead, test patterns randomness and fault VOLUME 7, 2019 coverage is discussed in this section. Furthermore, our implementation is compared with other related works to assess the performance and hence the suitability of our proposed design for implementation in resource constrained environment.
A. HARDWARE RESOURCE CONSUMPTION
Resource consumption is the most important factor in deciding whether the proposed design is suitable for use in hardware resource constrained environment. In FPGA implementation, the number of slices, flip-flops and LUT are the measurement of hardware resource usage. The hardware area overhead of the proposed self-test structure is 19.53%. The overhead may look high if the compact nature of the PRESENT cipher is not considered and no comparison with other self-test structures in the related works is made. To demonstrate the compactness of the proposed self-test structure, the resource consumption of the proposed design is compared with that of the self-test structures from related works. There are no previous implementations of PRESENT with self-test structure to compare with, instead, the self-test structures presented in [19] - [24] are re-implemented on the same Xilinx platform for fair comparison as shown in Table. 7. The comparative study shows that self-test designs from the reference works require more hardware resources. For instance, if LFSR were used as TPG of the self-test structure then the total hardware overhead would be 35.46%. Similarly if LFSR and MISR were respectively used as TPG and comparator, then the total hardware overhead would be as high as 47%, which is 23% higher hardware resource consumption than the proposed design. A detailed report of the resource consumption in terms of the number of slices, flip-flops and LUT of the proposed design along with self-test structures from related works is shown in Table. 7. Illustration of the resource consumption of all the self-test structures are presented in Fig. 6 . The proposed self-test structure is not compared with those in [14] - [16] because the Advanced Encryption Standard (AES) and Data Encryption Standard (DES) ciphers are not light-weight block TABLE 6. Throughput comparison of different implementations of the PRESENT-80 cipher. Designs D1 to D5 represents implementations from the related works and TW represents the implementation that has been done in this research work.
TABLE 7.
Overall hardware overhead of the proposed self-test architecture and other self-test structures implemented on SPARTAN3-XC3S400-FG456-5. Note that the hardware overhead of the proposed self-test is minimum.
ciphers and therefore higher overhead of self-test structures for AES or DES is obvious and comparison here is pointless.
The following equations are used to calculate the throughput performance of the proposed self-test design and other state-of-the-art self-test techniques. The throughput of the VOLUME 7, 2019 design in-terms of Megabits Per Second (Mbps) is calculated by (6) .
where Thr is throughput of the design at maximum operating frequency denoted by Fmax. Bsize is the block size of the PRESENT cipher which is 64-bits and Lat is the latency or number of rounds of the cipher which is 32. The throughput of the design at lower frequency can be calculated by (7) . It is important to calculate throughput at some lower frequency because most of the devices never operates at maximum frequency. For example Radio Frequency Identification (RFID) devices only operates at 13.56 MHz.
Thr / slice is calculated to study the efficiency of the design by considering the trade-off between the reduction in hardware area and the throughput of the design. For this reason, the design with higher throughput per slice is considered more efficient. Thr/Slice is calculated by (8) .
The throughput analysis of the proposed self-test design and its comparison with related self-test designs is shown in Table 8 . From the table, it can be seen that the throughput of the self-test designs C [19] - [21] , D [22] , [23] , and E [24] are 6.2%, 5.6% and 5.7% better than the throughput of the proposed self-test design respectively. Here, we need to understand that the better throughput performance of the design C,D and E are of less importance in a resource constrained environment. This is because in a resource constrained environment, most of the devices never operates at maximum frequency, but instead operates at much lower frequency. For instance at 13.56 MHz (Operating Frequency of RFID devices) the throughput of all the designs are equal. And from the throughput per slice perspective, which is an important way of measuring the throughput of the design on the basis of hardware area, the throughput per slice of the proposed design (design B) is 14.34%, 0.44% and 14.79% better than the design C, D and E respectively. Throughput performance of the proposed design in-terms of throughput/slice at lower frequency and throughput at maximum frequency is illustrated in Fig.7 . Table. 7 and Table. 8 indicates that the proposed self-test design requires the lowest hardware area and provides better throughput compared with other state-of-the-art techniques which shows the proposed self-test structure is more suitable in resource constrained environment.
The power analysis of the proposed design is performed using Xilinx Power Analyzer after the place and route process, and generation of simulation activity files in.vcd format. The details of the power consumption of the PRESENT cipher core and the proposed self-test version of the PRESENT cipher core is shown in Table. 9. From the power analysis report, it can be seen that the PRESENT core with the proposed self-test architecture consumes 76mW of power in the normal mode, which is only 3mW more power compared to 73mW of the PRESENT core with no self-test architecture. The power consumption increases up to 146mW when the proposed PRESENT core with the integrated self-test architecture operates in the test mode. The surge in total power consumption is because of the increase in the dynamic power due to higher switching activity of the random test patterns to test the circuit.
B. RANDOMNESS OF THE TEST PATTERNS
In the proposed self-test design, the randomness of the test patterns are very important as good random test patterns usually results in higher fault coverage. This is because for a testing purpose, the CUT needs to be operated against all possible input combination or large number of unique inputs in order to sensitize or activate every component of the circuit. Apart from low hardware resource consumption of a proposed self-test design, it is important that the test patterns generated by PRESENT crypto core as TPG component of the self-test structure, must exhibit good randomness. To measure the randomness of the test patterns generated by PRESENT cipher core, the NIST (National Institute of Standards and Technology) randomness test suite is used. NIST test suite is adopted because it is one of the most popular and widely accepted randomness test package. The NIST test suite consists of 16 tests. These tests analyze the input bit streams (test patterns) and look for properties that indicate the presence of non-random sequences. The test sample consisted of 750 test patterns generated by PRESENT cipher core. The length of each test pattern is 64 bits, which means a total of 48000 bits (48kb) of random sequences are given as input to the NIST test suite. Table. 10 show the scores of the tests for the given data. From the test scores it can be seen that the test patterns are completely random as each score exceeds the minimum value of 0.01. A comparison between the randomness scores of LFSR (one of the classic random pattern generator) and 1-AES round is given in Table 10 . From the table it can be seen that the randomness of the test patterns generated by one round of PRESENT cipher core is comparable to other common test pattern generators. Although the randomness scores of the test patterns generated by PRESENT cipher is lower in some tests but it needs to be understood that the test scores depend on total size of the test patterns and the initial / seed values assigned to LFSR and cipher core (in the case of LFSR and AES based TPG's, NIST test suite were provided about 1.2 Mbits of test patterns). After performing the randomness test of the PRESENT cipher as TPG component of the proposed self-test design, it can be concluded that the proposed self-test structure is not only compact in size but its TPG is also efficient, as the generated random test patterns are as random as any other TPG which are capable of achieving high fault coverage.
C. FAULT SIMULATION & FAULT COVERAGE
The proposed self-test structure integrated with the PRESENT cipher core needs to have acceptable fault coverage (percentage of detected faults from injected faults).This is because the compactness of the self-test design becomes meaningless if the self-test design does not fulfill its basic role of fault detection. To estimate the fault coverage of the proposed design, fault simulation and injection is carried out and the results are presented in this section.
The faults were injected into the CUT by manually mutating the description of the component. Mutation refers to the modifications in VHDL description of the component that are done to represent the presence of fault in the component. The output of the fault simulation process was monitored through ISim simulator from Xilinx ISE Design Suite. A total of 5100 faults were injected and out of the 5100 injected faults, 5054 faults were detected by the self-test structure. The ratio between detected and injected faults is 99.09% which is not only an acceptable fault coverage but also comparable to the fault coverage of the other self-test designs. It should be noted that the faults that are injected into the CUT were of different types and numbers. Faults are injected into different locations in a component and into different components to simulate the occurrence of faults in all parts of the circuit. A detailed report on the types of fault model, target points and other details is presented in Table. 11. A comparison of the fault coverage of the proposed self-test architecture with other self-test structures is shown in Table. 12. In the real life scenario, both single and multiple faults may occur in a circuit. In this paper only the occurrence of single faults were simulated. This is because if the self-test design is capable of detecting single faults then the probability of detecting the occurrence of multiple faults are 100%. Fault coverage of the proposed design can be further improved by increasing the compactor outputs and the number of ones in each row of the compactor matrix. But such an improvement will be a trade-off between fault coverage, reliability and hardware overhead of the self-test structure.
VI. CONCLUSION
In this paper, a self-test structure with low hardware overhead is presented for implementation with the PRESENT light-weight block cipher. To the best of the authors knowledge, this is the first time that a self-test architecture is designed and implemented with the PRESENT cipher. The self-test architecture presented in this paper adopts the low-cost and efficient components like X-Compactor and comparator instead of the classic and more resource hungry components like LFSR and MISR etc. The compact implementation of the PRESENT cipher with integrated self-test structure fulfills both the security and reliability requirements of the IoT network. Furthermore, FPGA implementation on different Xilinx platforms, NIST randomness tests and fault injection process demonstrate that the proposed self-test design is not only compact in size but also efficient in terms of test patterns generation and fault detection capability. With the implementation of the proposed self-test design, its evaluation in-terms of the design matrices and its subsequent comparison with the state-of-the-art self-test architectures, where the performance of the proposed design is either better or comparable; it can be concluded that the objectives of the paper are fully achieved.
The proposed self-test design can be improved in several ways. One of the future direction is to develop a concurrent self-test structure. This is because concurrent BIST are important where the information that is being encrypted, needs to be checked every time it is transmitted. Additionally, Application Specific Integrated Circuit (ASIC) implementation of the proposed design could also be performed. The proposed design can be used to experiment with other fault dealing approaches. For example, fault isolation and fault tolerant designs are those areas where one can explore the compatibility and performance of the proposed design with these new features. 
